

**Fig. 1**  
(Prior Art)




Fig. 2  
(Prior Art)





Fig. 3  
(Prior Art)

*Fig. 4*




Fig. 5





Fig. 6

address=000	0	0	0	0	0	0	0
address=001	0	1	0	0	1	0	0
address=010	1	0	0	1	0	0	1
address=011	1	1	0	1	1	0	1
address=100	0	0	1	0	0	1	0
address=101	0	1	1	0	1	1	0
address=110	1	0	1	1	0	1	1
address=111	1	1	1	1	1	1	1


  

data bit 7	data bit 6	data bit 5	data bit 4	data bit 3	data bit 2	data bit 1	data bit 0
------------	------------	------------	------------	------------	------------	------------	------------



Fig. 7




*Fig. 8*



*Fig. 9*







*Fig. 12*